| 摘要 |
A system comprises processing logic configured to assert a lockup signal upon detection of a fault condition and a module coupled to the processing logic and configured to activate a counter upon receiving the lockup signal. After the module activates the counter and before the counter reaches a predetermined threshold, the processing logic attempts to correct the fault condition and the module prevents the processing logic from being reset.
|
