发明名称 Method of forming electrical interconnects within insulating layers that form consecutive sidewalls including forming a reaction layer on the inner sidewall
摘要 Methods of forming integrated circuit device having electrical interconnects include forming an electrically insulating layer on a substrate and forming a hard mask on the electrically insulating layer. The hard mask and the electrically insulating layer are selectively etched in sequence using a mask to define an opening therein. This opening, which may be a via hole, exposes inner sidewalls of the hard mask and the electrically insulating layer. The inner sidewall of the hard mask is then recessed relative to the inner sidewall of the electrically insulating layer and a sacrificial reaction layer is formed on the inner sidewall of the electrically insulating layer. This reaction layer operates to recess the inner sidewall of the electrically insulating layer. The reaction layer is then removed to define a wider opening having relatively uniform sidewalls. This wider opening is then filled with an electrical interconnect.
申请公布号 US7687381(B2) 申请公布日期 2010.03.30
申请号 US20080051223 申请日期 2008.03.19
申请人 SAMSUNG ELECTRONICS CO., LTD.;CHARTERED SEMICONDUCTOR MANUFACTURING, LTD. 发明人 KIM JAE-HAK;LI JING HUI;LIU WU PING;WIDODO JOHNNY
分类号 H01L21/46;H01L21/302;H01L21/461;H01L21/4763 主分类号 H01L21/46
代理机构 代理人
主权项
地址