ON-DIE ANTI-RESONANCE STRUCTURE FOR INTEGRATED CIRCUIT

摘要

A structure and method for reducing the effects of chip-package resonance in an integrated circuit assembly is described. A series RLC circuit is employed to reduce the output impedance of the power delivery system at the resonance frequency.