发明名称 CONTROLLING TIMING DEPENDENCIES IN A MIXED SIGNAL SYSTEM-ON-A-CHIP (SOC)
摘要 The claimed subject matter provides systems and/or methods that facilitate controlling timing dependencies in a mixed signal circuit. Timing performance associated with a horizontal scanner and an analog to digital converter (ADC) can be monitored. Moreover, data related to the monitored timing performance can be leveraged to modify timing parameter(s) of clocks that coordinate operations of the horizontal scanner and the ADC (e.g., and/or digital component(s) included in the mixed signal circuit). For example, the clocks associated with the horizontal scanner and the ADC can be independently tuned to optimize mixed signal circuit performance.
申请公布号 EP2165528(A1) 申请公布日期 2010.03.24
申请号 EP20080770034 申请日期 2008.06.03
申请人 ALTASENS, INC. 发明人 MARCHESINI, ROBERTO;BLANQUART, LAURENT;MAO, QIANJIANG;WALLNER, JOHN D.
分类号 H04N5/369 主分类号 H04N5/369
代理机构 代理人
主权项
地址