发明名称 |
Data processing chip with a plurality of reconfigurable cells which have a power saving mode |
摘要 |
The unit has a programmable computer unit (EALU) for basic mathematical and logical functions. The functions and interconnections are programmed in registers, enabling processing of a number of data types without reprogramming. A state machine (SM-UNIT) controls the computer unit. Registers partially in the form of shift registers exist for each operand and the result. Result register data are fed back to an input via a multiplexer. A bus unit (BM-UNIT) enables data to be accessed from or results to be passed to a bus system with automatic synchronization of several receivers to which data are sent. Bus access is decoupled from data processing, esp. configuration and reconfiguration do not affect the data transmitter or receiver. Bus transfers are automatically controlled by a state machine (SYNC-UNIT) using handshake lines. Return messages allow the status of processing and reconfiguration to be monitored. |
申请公布号 |
EP2166459(A1) |
申请公布日期 |
2010.03.24 |
申请号 |
EP20090014607 |
申请日期 |
1997.12.09 |
申请人 |
PACT XPP TECHNOLOGIES AG |
发明人 |
VORBACH, MARTIN;MUENCH, ROBERT |
分类号 |
G06F15/78;H03K19/177;B01J19/08;B62D25/00;C01B13/11;G06F1/04;G06F1/32;G06F9/30;G06F9/302;G06F9/318;G06F9/38;G06F15/16;H01T23/00 |
主分类号 |
G06F15/78 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|