Microprocessor instruction execution method for exploiting parallelism by time ordering operations in a single thread at compile time

摘要

A low overhead mechanism for supporting speculative execution and code compression in a Very Long Instruction Word (VLIW) microprocessor. Profitable speculations can be determined statically at compile time and a low overhead hardware recovery mechanism used that does not require compensation code.