发明名称 Methods and apparatus for deskewing VCAT/LCAS members
摘要 Write logic and read logic are coupled to SDRAM and a frame status table. VCG members are written into SDRAM by the write logic and an entry (based on the MFI and SQ) in the frame status table is maintained by the write logic for each member. The read logic scans the frame status table to identify the earliest frame number for which data is available in SDRAM. Based on the frame status and the address pointer offset, the read logic maintains a state table entry for each VCG member and a state for each VCG. According to the preferred embodiment, the read logic is provided in two parts separated by a temporary buffer. The first part of the read logic performs the functions described above and writes chunk data into the temporary buffer. The second part of the read logic reads byte data from the temporary buffer according to a selectable leak rate.
申请公布号 US7672315(B2) 申请公布日期 2010.03.02
申请号 US20050210127 申请日期 2005.08.23
申请人 TRANSWITCH CORPORATION 发明人 GUPTA DINESH;MUKHERJEE DEV SHANKAR;MALIK RAKESH KUMAR
分类号 H04L12/56 主分类号 H04L12/56
代理机构 代理人
主权项
地址