发明名称 Method for fabricating semiconductor device with vertical channel transistor
摘要 A method for fabricating a semiconductor memory device with a vertical channel transistor includes forming a plurality of pillars each having a hard mask pattern thereon over a substrate, each of the plurality of pillars comprising an upper pillar and a lower pillar; forming a surround type gate electrode surrounding the lower pillar; forming an insulation layer filling a space between the pillars; forming a preliminary trench by primarily etching the insulation layer using a mask pattern for a word line until a portion of the upper pillar is exposed; forming a buffer layer over a resultant structure including the preliminary trench except on a bottom of the preliminary trench; and forming a trench for a word line by secondarily etching the insulation layer until the surround type gate electrode is exposed.
申请公布号 US7670909(B2) 申请公布日期 2010.03.02
申请号 US20080163304 申请日期 2008.06.27
申请人 HYNIX SEMICONDUCTOR INC. 发明人 CHO SANG-HOON
分类号 H01L29/732 主分类号 H01L29/732
代理机构 代理人
主权项
地址