发明名称 NON-VOLATILE MEMORY DEVICE AND ERASE METHOD
摘要 Provided is a non-volatile memory device including first and second, vertically stacked semiconductor substrates, a plurality of non-volatile memory cell transistors formed in a row on the first and second semiconductor substrates, and a plurality of word lines connected to gates of the plurality of non-volatile memory cell transistors. The plurality of non-volatile memory cell transistors are grouped into two or more memory cell blocks, such that a first voltage is applied to the first semiconductor substrate including a first memory cell block to be erased, and either (1) a second voltage less than the first voltage and greater than 0V is applied to the second semiconductor substrate not including the first memory cell block, or (2) the second semiconductor substrate not including the first memory cell block is allowed to electrically float.
申请公布号 US2010046304(A1) 申请公布日期 2010.02.25
申请号 US20090539829 申请日期 2009.08.12
申请人 SAMSUNG ELECTRONICS CO., LTD. 发明人 JEONG JAE-HUN;JUNG SOON-MOON;KIM HAN-SOO;JANG JAE-HOON
分类号 G11C16/16;G11C11/34;G11C16/04 主分类号 G11C16/16
代理机构 代理人
主权项
地址