| 摘要 |
PROBLEM TO BE SOLVED: To provide a semiconductor memory device which reads mode register information stored in a register adapted for a LPDDR2 through DQ pads. SOLUTION: The semiconductor memory device includes a mode register control unit configured to receive address signals, a mode register write signal, and a mode register read signal, and generate a flag signal and at least one output information signal, and a global input/output line latch unit for transferring the output information signal to a global input/output line in response to the flag signal. COPYRIGHT: (C)2010,JPO&INPIT
|
