A processing system is disclosed. The processing system includes a memory and a first core configured to process applications. The first core includes a first cache. The processing system includes a mechanism configured to capture a sequence of addresses of the application that miss the first cache in the first core and to place the sequence of addresses in a storage array; and a second core configured to process at least one software algorithm. The at least one software algorithm utilizes the sequence of addresses from the storage array to generate a sequence of prefetch addresses. The second core issues prefetch requests for the sequence of the prefetch addresses to the memory to obtain prefetched data and the prefetched data is provided to the first core if requested.
申请公布号
US2010042786(A1)
申请公布日期
2010.02.18
申请号
US20080192072
申请日期
2008.08.14
申请人
INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人
BELL GORDON BERNARD;DAVIS GORDON TAYLOR;DERBY JEFFREY HASKELL;KRISHNA ANIL;RAMANI SRINIVASAN;VU KEN;WOOLET STEVE