发明名称 SUPER-SELF-ALIGNED TRENCH-DMOS STRUCTURE AND METHOD
摘要 A semiconductor device includes a P-body layer formed in an N-epitaxial layer; a gate electrode formed in a trench in the P-body and N-epitaxial layer; a top source region formed from the P-body layer next to the gate electrode; a gate insulator disposed along a sidewall of the gate electrode between the gate electrode and the source, between the gate electrode and the P-body and between the gate electrode and the N-epitaxial layer; a cap insulator disposed on top of the gate electrode; and an N+ doped spacer disposed along a sidewall of the source and a sidewall of the gate insulator. The source includes N+ dopants diffused from the spacer. A body contact region containing P-type dopants is formed from the N-epitaxial layer. The contact region touches one or more P-doped regions of the P-body layer and the source. Methods for manufacturing such a device are also disclosed. Embodiments of this invention may also be applied to P-channel devices.
申请公布号 US2010032751(A1) 申请公布日期 2010.02.11
申请号 US20080189062 申请日期 2008.08.08
申请人 ALPHA AND OMEGA SEMICONDUCTOR INCORPORATED 发明人 HEBERT FRANCOIS
分类号 H01L29/78;H01L21/336 主分类号 H01L29/78
代理机构 代理人
主权项
地址