发明名称 Preamble detection in a Multi-Antenna MIMO 802.16e Receiver
摘要 A preamble detector for a plurality of streams of baseband digitized signals has a plurality of preamble processors, each preamble processor coupled to an input and generating an output. Each preamble processor has an input coupled to a first delay, the output of the first delay coupled to a second delay generating an output. The first and second delay are substantially equal to a preamble part. A first multiplier generates an output from a conjugated output of the second delay output and a first delay output. A second multiplier generates an output from a conjugated first delay output and an input stream. The first and second multiplier outputs are accumulated over an interval, and the complex output of the accumulator is formed into a magnitude, thereby generating the output of each preamble processor. The outputs of the preamble processors are summed and compared to a threshold to generate a preamble detect.
申请公布号 US2010027604(A1) 申请公布日期 2010.02.04
申请号 US20080185688 申请日期 2008.08.04
申请人 VAIDYANATHAN KARTHIK;NALLAPARAJU SURYANARAYANA VARMA 发明人 VAIDYANATHAN KARTHIK;NALLAPARAJU SURYANARAYANA VARMA
分类号 H03K5/159 主分类号 H03K5/159
代理机构 代理人
主权项
地址
您可能感兴趣的专利