发明名称 Method for fabricating semiconductor package with stacked chips
摘要 A semiconductor package with stacked chips and a method for fabricating the same are proposed. The semiconductor package includes a lead frame having a plurality of leads and supporting extensions; at least one preformed package having an active surface, and a non-active surface attached to the supporting extensions of the lead frame; at least one chip mounted on the active surface of the preformed package; a plurality of bonding wires for electrically interconnecting the lead frame, the preformed package and the chip; and an encapsulant for encapsulating the preformed package, the chip, the bonding wire and a portion of the lead frame. The active surface of the preformed package serves for carrying the chip and can be used as a wire jumper, so as to solve a known good die (KGD) problem of a multi-chip module.
申请公布号 US7655503(B2) 申请公布日期 2010.02.02
申请号 US20070649144 申请日期 2007.01.02
申请人 SILICONWARE PRECISION INDUSTRIES CO., LTD. 发明人 HUANG JUNG-PIN;CHANG CHIN-HUANG;LIU CHUNG-LUN
分类号 H01L21/50 主分类号 H01L21/50
代理机构 代理人
主权项
地址
您可能感兴趣的专利