发明名称 SIGNAL OUTPUT CIRCUIT, TIMING GENERATION CIRCUIT, TESTING DEVICE, AND RECEIVING CIRCUIT
摘要 <p>Provided is a signal output circuit which is a signal output circuit for outputting a signal and which comprises an output circuit the property of an output signal of which is varied according to the variation of a given power voltage and the variation of a given control signal and a control unit which changes a control signal in order to compensate the variation of the property caused by the variation of the power voltage. Provided is a timing generation circuit which is a timing generation circuit for generating a timing signal having a predetermined phase and which comprises a delay circuit which allows an input signal to be delayed by a delay amount in accordance with a given control signal and outputs a timing signal and which permits the delay amount to be varied according to the variation of a given power voltage and a control unit which changes the control signal based on the variation of the power voltage.</p>
申请公布号 WO2010007654(A1) 申请公布日期 2010.01.21
申请号 WO2008JP62691 申请日期 2008.07.14
申请人 ADVANTEST CORPORATION;HAYASE, YUSUKE;OKAYASU, TOSHIYUKI 发明人 HAYASE, YUSUKE;OKAYASU, TOSHIYUKI
分类号 H03K5/003;G01R31/28;G01R31/319;H03K19/00 主分类号 H03K5/003
代理机构 代理人
主权项
地址