发明名称 Scan flip-flop with internal latency for scan input
摘要 A scan flip-flop circuit including a data input, a scan input, a data output, a flip-flop, a multiplexer and a delay element is provided. The multiplexer allows selection of either the scan input or the data input for presentation at the input of the flip-flop. The flip-flop provides an output signal at the output of the scan flip-flop. The delay element is in a signal path between the scan input and the input of the flip-flop, and provides a signal propagation delay between the scan input and the input of the flip-flop. The delay between the scan input and the input of the flip-flop is substantially larger than the signal propagation delay between the data input and the input of the flip-flop. The delay in the scan path reduces the need for external buffers to avoid hold-time violations during scan testing of integrated circuits.
申请公布号 US7649395(B2) 申请公布日期 2010.01.19
申请号 US20070748686 申请日期 2007.05.15
申请人 ATI TECHNOLOGIES ULC 发明人 AHMADI RUBIL
分类号 H03K3/289;H03K3/356 主分类号 H03K3/289
代理机构 代理人
主权项
地址