发明名称 |
Method and Apparatus for Efficient Integer Transform |
摘要 |
A method and apparatus for including in a processor instructions for performing integer transforms including multiply-add operations and horizontal-add operations on packed data. In one embodiment, a processor is coupled to a memory that stores a first packed byte data and a second packed byte data. The processor performs operations on said first packed byte data and said second packed byte data to generate a third packed data in response to receiving a multiply-add instruction. A plurality of the 16-bit data elements in this third packed data storing the result of performing multiply-add operations on data elements in the first and second packed byte data. The processor adds together at least a first and a second 16-bit data element of the third packed data in response to receiving an horizontal-add instruction to generate a 16-bit result as one of a plurality of data elements of a fourth packed data.
|
申请公布号 |
US2010011042(A1) |
申请公布日期 |
2010.01.14 |
申请号 |
US20090560225 |
申请日期 |
2009.09.15 |
申请人 |
DEBES ERIC;MACY WILLIAM W;TYLER JONATHAN J |
发明人 |
DEBES ERIC;MACY WILLIAM W.;TYLER JONATHAN J. |
分类号 |
G06F17/14;G06F7/42;G06F7/44;G06F9/30;G06F9/302;G06F9/308;G06F9/315;G06F9/38 |
主分类号 |
G06F17/14 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|