Instruction processing method for verifying basic instruction arrangement in VLIW instruction for variable length VLIW processor

摘要

An instruction processing method for checking an arrangement of basic instructions in a very long instruction word (VLIW) instruction, suitable for language processing systems, an assembler and a compiler, used for processors which execute variable length VLIW instructions designed based on variable length VLIW architecture.