发明名称 SEMICONDUCTOR MEMORY DEVICE
摘要 <p><P>PROBLEM TO BE SOLVED: To provide a semiconductor storage device in which the increase of chip size is suppressed, by reducing the number of transistors that have high breakdown voltage. <P>SOLUTION: A second transistor M2-1 of N channel type is connected between a wordline WL1 and a decoder circuit 10-1. A control signal V2 from a control circuit 30 is applied to the gate of the second transistor M2-1. When the output of the decoder circuit 10-1 is low, the wordline WL1 is in the non-selective state, and a high voltage Vee from a switching circuit 20-1 is not output to the wordline WL1. In place of this, a grounding voltage Vss (non-erasable voltage) is supplied to the wordline WL1 from the decoder circuit 10-1 through the second transistor M2-1. <P>COPYRIGHT: (C)2010,JPO&INPIT</p>
申请公布号 JP2009301675(A) 申请公布日期 2009.12.24
申请号 JP20080157492 申请日期 2008.06.17
申请人 SANYO ELECTRIC CO LTD;SANYO SEMICONDUCTOR CO LTD 发明人 YORI TOSHIKI;YOSHIKAWA SADAO
分类号 G11C16/06;H01L21/8247;H01L27/10;H01L27/115;H01L29/788;H01L29/792 主分类号 G11C16/06
代理机构 代理人
主权项
地址