Low side zener reference voltage extended drain SCR clamps

摘要

In a CMOS implemented free or parasitic pnp transistor, triggering is controlled by introducing a low side zener reference voltage.