摘要 |
A configurable decoder within a receiver (for example, within a wireless communication device) includes numerous decoders. In one mode, the multiple decoders are used to decode different sub-packets of a packet. When one decoder completes decoding the last sub-packet assigned to it of the packet, then that decoder generates a packet done indication. A control circuit receives the packet done indications, and when all the decoders have generated packet done indications then the control circuit initiates an action. In one example, the action is the interrupting of a processor. The processor responds by reading status information from the control circuit, thereby resetting the interrupt. End-of-packet markers are usable to generate packet done indications and to generate EOP interrupts. Similarly, end-of-group markers are usable to generate group done indications and to generate EOG interrupts. The decoder block is configurable to process sub-packets of a packet using either one or multiple decoders. |
申请人 |
QUALCOMM INCORPORATED;ZANOTELLI, JOSEPH, V;NATH, MRINAL, M;CHAUDHURI, ARUNAVA;GHOSH, KAUSHIK;CHALLA, RAGHU, N.;JING, WEIHONG |
发明人 |
ZANOTELLI, JOSEPH, V;NATH, MRINAL, M;CHAUDHURI, ARUNAVA;GHOSH, KAUSHIK;CHALLA, RAGHU, N.;JING, WEIHONG |