发明名称 SYNCHRONOUS RECTIFICATION BRIDGE
摘要 PROBLEM TO BE SOLVED: To provide a synchronous rectification bridge which suppresses power loss. SOLUTION: The synchronous rectification bridge 100 includes MOS transistors Q1, Q2 in which an AC voltage is input to the connection node N1; MOS transistors Q3, Q4 in which the AC voltage is input to the connection node N2; a first driving circuit 110 which outputs a gate signal to each gate of the MOS transistors Q1, Q2; and a second driving circuit 120 which outputs a gate signal to the gates of the MOS transistors Q3, Q4. Synchronizing with the input AC voltage, the bridge is driven so as to cause a current to flow in the MOS transistors Q1, Q4 when the AC voltage is in a first half-wave period and to flow in the MOS transistors Q2, Q3 when the voltage is in a second half-wave period. COPYRIGHT: (C)2010,JPO&INPIT
申请公布号 JP2009284673(A) 申请公布日期 2009.12.03
申请号 JP20080134610 申请日期 2008.05.22
申请人 KAGA ELECTRONICS CO LTD 发明人 UCHIO SEIICHIRO
分类号 H02M7/21 主分类号 H02M7/21
代理机构 代理人
主权项
地址