发明名称 AGGRESSIVE STORE MERGING IN A PROCESSOR THAT SUPPORTS CHECKPOINTING
摘要 Embodiments of the present invention provide a processor that merges stores in an N-entry first-in-first-out (FIFO) store queue. In these embodiments, the processor starts by executing instructions before a checkpoint is generated. When executing instructions before the checkpoint is generated, the processor is configured to perform limited or no merging of stores into existing entries in the store queue. Then, upon detecting a predetermined condition, the processor is configured to generate a checkpoint. After generating the checkpoint, the processor is configured to continue to execute instructions. When executing instructions after the checkpoint is generated, the processor is configured to freely merge subsequent stores into post-checkpoint entries in the store queue.
申请公布号 US2009300338(A1) 申请公布日期 2009.12.03
申请号 US20080128332 申请日期 2008.05.28
申请人 SUN MICROSYSTEMS, INC. 发明人 CAPRIOLI PAUL;KARLSSON MARTIN;LEVINSKY GIDEON N.;MUJTABA KHONDAKAR A.;CHAUDHRY SHAILENDER;INAGANTI MURALI K.
分类号 G06F9/30 主分类号 G06F9/30
代理机构 代理人
主权项
地址