发明名称 WAFER LEVEL CHIP SCALE PACKAGE HAVING A PATTERNED EPOXY SEAL MEMBER AND FABRICATING METHOD OF THE SAME
摘要 <p>PURPOSE: A wafer level chip size package having a patterned resin sealing part and a manufacturing method thereof are provided to relieve the bent degree of a wafer by forming the resin sealing part on only a portion of the wafer. CONSTITUTION: A wafer level chip size package(200) having a patterned resin sealing part includes a semiconductor substrate, the first insulation layer, a re-wiring layer, the second insulation layer, a solder ball, and a resin sealing part. A bonding pad is formed on the semiconductor substrate. The first insulation layer is formed in an upper side of the semiconductor substrate. The first insulation layer includes the first opening through which the bonding pad can be exposed. The re-wiring layer is extended and formed from the bonding pad to an upper part of the first insulation layer and has a connection pad. The second insulation layer is formed in an upper part the re-wiring layer and the first insulation layer. The second insulation layer includes the second opening for exposing the connection pad. A solder ball(270) is formed in the connection pad. The resin sealing part(290) covers the solder ball and the second insulation layer(260) and is patterned so that the solder ball and the second insulation layer can have an exposed area.</p>
申请公布号 KR20090120278(A) 申请公布日期 2009.11.24
申请号 KR20080046231 申请日期 2008.05.19
申请人 SAMSUNG ELECTRO-MECHANICS CO., LTD. 发明人 MOON, SEON HEE;YI, SUNG;YIM, SOON GYU;KWEON YOUNG DO;LEE, JAE KWANG;BAEK, JONG HWAN;GAO SHAN
分类号 H01L23/48 主分类号 H01L23/48
代理机构 代理人
主权项
地址