发明名称 |
MULTIPLEXER |
摘要 |
<p>A multiplexer includes an encoder (4). The encoder (4) includes: flip-flop circuits (4a, 4b) that output two signals having a transmission rate of B/2 at a frequency of B/2, while holding signals of each signal; an adder (4f) that adds the respective signals output from the flip-flop circuits (4a, 4b) and outputs the added signal; and a delay unit (4e) that delays the signal output from the flip-flop circuit (4b) by the time of 1/B, with respect to the signal output from the flip-flop circuit (4a), and outputs the signal delayed to the adder (4f). <IMAGE></p> |
申请公布号 |
EP1379042(B1) |
申请公布日期 |
2009.11.18 |
申请号 |
EP20020705207 |
申请日期 |
2002.03.14 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
UEMURA, ARITOMO;KOZAKI, SEIJI;KUBO, KAZUO;ICHIBANGASE, HIROSHI |
分类号 |
G02F1/01;H04L25/497;H04B10/00;H04B10/40;H04B10/50;H04B10/516;H04B10/60;H04B10/61;H04J3/00;H04J3/04;H04J3/06;H04J14/00;H04J14/02;H04J14/08;H04L5/14;H04L25/49 |
主分类号 |
G02F1/01 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|