发明名称
摘要 A non-volatile memory system having an array of memory cells with at least one storage element each is operated with a plurality of storage level ranges per storage element. A flash electrically erasable and programmable read only memory (EEPROM) is an example, wherein the storage elements are electrically floating gates. The memory is operated to minimize the effect of charge coupled between adjacent floating gates, by programming some cells a second time after adjacent cells have been programmed. The second programming step also compacts a distribution of charge levels within at least some of the programming states. This increases the separation between states and/or allows more states to be included within a given storage window. An implementation that is described is for a NAND type of flash EEPROM. <IMAGE>
申请公布号 KR100926950(B1) 申请公布日期 2009.11.17
申请号 KR20020036424 申请日期 2002.06.27
申请人 发明人
分类号 G11C16/00;G11C16/02;G11C11/56;G11C16/04;G11C16/12;G11C16/34;H01L21/8247;H01L27/115;H01L29/788;H01L29/792 主分类号 G11C16/00
代理机构 代理人
主权项
地址