发明名称 |
Arrangements for Operating In-Line Memory Module Configurations |
摘要 |
In one embodiment, a method is disclosed for timing responses to a plurality of memory requests. The method can include sending a plurality of memory requests to a plurality of in-line memory modules. The requests can be sent over a channel from a plurality of channels, where each channel can have a plurality of lanes. The method can receive responses to the plurality of memory requests over the channel and monitor the response to detect a timing relationship between at least two lanes from the plurality of lanes. In addition, the method can adjust a timing of a register loading and unloading sequence in response to the monitoring of multiple lanes and channels. Other embodiments are also disclosed.
|
申请公布号 |
US2009276559(A1) |
申请公布日期 |
2009.11.05 |
申请号 |
US20080114533 |
申请日期 |
2008.05.02 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
ALLEN, JR. JAMES J.;REESE ROBERT J.;SPEAR MICHAEL B.;THOMSEN PETER M.;TROMBLEY MICHAEL R. |
分类号 |
G06F12/06 |
主分类号 |
G06F12/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|