发明名称 LOW PROFILE CHIP SCALE STACKING SYSTEM AND METHOD
摘要 The present invention stacks chip scale-packaged integrated circuits (CSPs) into low profile modules that conserve PWB or other board surface area. Low profile structures provide connection between CSPs of the stacked module and between and to the flex circuitry. Low profile contacts are created by any of a variety of methods and materials including, for example, screen paste techniques and use of high temperature solders, although other application techniques and traditional solders may be employed for creating low profile contacts in the present invention. A consolidated low profile contact structure and technique is provided for use in alternative embodiments of the present invention. The CSPs employed in stacked modules devised in accordance with the present invention are connected with flex circuitry. That flex circuitry may exhibit one or two or more conductive layers. In some preferred embodiments, a form standard provides a physical form that allows many of the varying package sizes found in the broad family of CSP packages to be used to advantage while employing a standard connective flex circuitry design. In other embodiments, a heat spreader is disposed between the CSP and the flex circuitry thus providing an improved heat transference function without the standardization of the form standard, while still other embodiments lack either a form standard or a heat spreader and may employ, for example, the flex circuitry as a heat transference material.
申请公布号 US2009273069(A1) 申请公布日期 2009.11.05
申请号 US20090437340 申请日期 2009.05.07
申请人 发明人 CADY JAMES W.;PARTRIDGE JULIAN;WEHRLY, JR. JAMES DOUGLAS;WILDER JAMES
分类号 H01L23/50;H01L21/60;H01L23/31;H01L23/498;H01L23/538;H01L25/065;H01L25/10;H05K1/14;H05K1/18;H05K3/34;H05K3/36 主分类号 H01L23/50
代理机构 代理人
主权项
地址