<p>The present invention relates to a semiconductor device architecture where the top pixel electrode is deposited in an off-set configuration, such as to overlap the COM electrode, and also the gate electrode of the neighbouring device. Such a configuration allows for improved device performance, resulting from features such as a greater storage capacitance.</p>
