发明名称 |
METHOD, PROCESSOR AND SYSTEM FOR PERFORMING OPERATION OF DATA ACCORDING TO INSTRUCTION |
摘要 |
<p>A method and apparatus for including in a processor instructions for performing multiply-add operations on packed data. In one embodiment, a processor is coupled to a memory. The memory has stored therein a first packed data and a second packed data. The processor performs operations on data elements in said first packed data and said second packed data to generate a third packed data in response to receiving an instruction. At least two of the data elements in this third packed data storing the result of performing multiply-add operations on data elements in the first and second packed data.</p> |
申请公布号 |
HK1072989(A1) |
申请公布日期 |
2009.10.30 |
申请号 |
HK20050104364 |
申请日期 |
2005.05.24 |
申请人 |
INTEL CORPORATION |
发明人 |
ALEXANDER D. PELEG;MILLIND MITTAL;LARRY M. MENNEMEIER;BENNY EITAN;CAROLE DULONG;EIICHI KOWASHI;WOLF WITT;DERRICK CHU LIN;AHMET BINDAL;STEPHEN A. FISHER;TUAN H. BUI |
分类号 |
G06F;G06F7/48;G06F7/52;G06F7/533;G06F7/544;G06F9/302;G06F15/78;G06F17/14;G06F17/16;G06T1/20 |
主分类号 |
G06F |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|