发明名称 Compliance of master-slave modes for low-level debug of serial links
摘要 A condition is detected to cause a component having physical layer circuitry with a transmitter and a receiver to enter a testing state. The transmitter transmits a pre-selected data pattern while comparing data received by the receiver to the pre-selected data pattern during a first phase of the testing state. The transmitter transmits data received by the receiver without comparing the data received by the receiver to the pre-selected data pattern during a second phase of the testing state.
申请公布号 US7610522(B2) 申请公布日期 2009.10.27
申请号 US20050322060 申请日期 2005.12.28
申请人 INTEL CORPORATION 发明人 FRODSHAM TIMOTHY;SCHOENBORN ZALE;DABRAL SANJAY;NAVADA MURALEEDHARA H.
分类号 G01R31/28 主分类号 G01R31/28
代理机构 代理人
主权项
地址