发明名称 PROCESSOR WITH SEMANTIC CONTROL
摘要 Processor with semantic control relates to computing engineering and can be used at development of means of control of data processing in information-control systems with increased reliability, at designing built-in failure-stable systems, testing systems, verification systems, etc. Device has block of registers for general purposes, block of temporary registers, block of communication registers, block of registers of temporary semantic features, block of registers of semantic data, arithmetical-logical device, adder-subtractor, block of sequence of instructions, block for control of executive module, block for bus control, operative memory device, permanent memory devices, decoder of commands, command counter, counters, shift devices, registers, comparison block, multiplexers, demultiplexor, adders, trigger, elements AND, elements NOT, data bus, outer bus. Technical result is in provision of control of computing process, operative reveal of distortions due to failures of apparatuses and software and increase of reliability of functioning through determination of probability of absence of semantic program defects.
申请公布号 UA88486(C2) 申请公布日期 2009.10.26
申请号 UA20070005315 申请日期 2007.05.15
申请人 KHARKIV SELF-FINANCING DIVISION &ldquo,CERTIFICATION CENTER ASC&rdquo, OF SE DERZCENTRYAKOSTI 发明人 MANZHOS YURII SEMENOVYCH;KHARCHENKO VIACHESLAV SERHIIOVYCH;KONOREV BORYS MYKHAILOVYCH;CHERTKOV HEORHII MYKOLAIOVYCH
分类号 主分类号
代理机构 代理人
主权项
地址