发明名称 MEMORY CIRCUIT SYSTEM AND METHOD
摘要 A memory circuit system and method are provided in the context of various embodiments. In one embodiment, an interface circuit remains in communication with a plurality of memory circuits and a system. The interface circuit is operable to interface the memory circuits and the system for performing various functionality (e.g. power management, simulation/emulation, etc.).
申请公布号 EP2054803(A4) 申请公布日期 2009.10.21
申请号 EP20070870726 申请日期 2007.07.18
申请人 METARAM, INC. 发明人 RAJAN, SURESH NATARAJAN;SCHAKEL, KEITH R.;SMITH, MICHAEL JOHN SEBASTIAN;WANG, DAVID T.;WEBER, FREDERICK DANIEL
分类号 G06F9/455;G06F1/00;G06F12/00 主分类号 G06F9/455
代理机构 代理人
主权项
地址