PROCEDE ET LOGICIEL DE VERIFICATION D'AGENDA ELECTRONIQUE,申请号FR20070056826-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	PROCEDE ET LOGICIEL DE VERIFICATION D'AGENDA ELECTRONIQUE
摘要
申请公布号	FR2919743(B1)	申请公布日期	2009.10.09
申请号	FR20070056826	申请日期	2007.07.31
申请人	ALCATEL LUCENT SOCIETE PAR ACTIONS SIMPLIFIEE	发明人	DAURENSAN VERONIQUE;GIRARD JEAN JACQUES
分类号	G06Q90/00;G06Q10/00	主分类号	G06Q90/00
代理机构		代理人
主权项
地址

您可能感兴趣的专利

Dynamically assigning packet flows

Semiconductor integrated circuit for high frequency power amplifier and electric components with the semiconductor integrated circuit

Method and apparatus for MIMO transmission optimized for successive cancellation receivers

Use of exogenous gasoues nitric oxide in the treatment and disinfection of biofilms

Method and apparatus to interleave bits across symbols from different constellations

Assembling method for mosaics of tesserae made of transparent glass and mosaic portion

Method and device for transferring a workpiece

Deployment immunity method for a supplemental restraint

Color picture tube apparatus

Liquid crystal display panel and method of fabricating the same

Semiconductor device and fabrication method thereof

COF flexible printed wiring board and method of producing the wiring board

Antipathogenic benzamide compounds

Carbon-intersticed metallic palladium, palladium catalyst and method for preparation thereof, and method for producing alpha,beta-unsaturated carboxylic acid

Computing optimal channel allocations using decomposition methods and related devices

Liquid crystal display device and driving method thereof

Server, VPN client, VPN system, and software

Portal system, method and program, and associated user computer and content supplier

Compressor sound suppression