发明名称 FLIP-FLOP CIRCUIT FOR SCANNING
摘要 <p><P>PROBLEM TO BE SOLVED: To provide a flip-flop circuit for scanning operated at higher speed by suppressing increase of a delay time, and to provide an integrated circuit scanning method which uses the flip-flop circuit for scanning. <P>SOLUTION: Only one transfer circuit is arranged between an inverter circuit for data signal input and an inverter circuit, in a master latch circuit part for inputting a signal from the inverter circuit for data signal input. One more transfer circuit forming a pair with the transfer circuit and operated added exclusively, rather than the master latch circuit part. <P>COPYRIGHT: (C)2010,JPO&INPIT</p>
申请公布号 JP2009222558(A) 申请公布日期 2009.10.01
申请号 JP20080067473 申请日期 2008.03.17
申请人 NEC COMPUTERTECHNO LTD 发明人 UESUGI TAKAHIKO
分类号 G01R31/28;H01L21/82;H01L21/822;H01L27/04;H03K3/3562 主分类号 G01R31/28
代理机构 代理人
主权项
地址