| 摘要 |
An embedded memory apparatus with reduced power ring area is disclosed. In order to save the area consumption of a chip, a scheme for removing the power rings originally disposed in a memory core, or another scheme for sharing the power rings with other adjacent memory cores is provided. According to the preferred embodiment of the routing, the power strips originally bridging the inner elements and the outer power serve as the power source (VDD) and ground (VSS) respectively since the peripheral power ring surrounded the core is removed. Thus the area consumption is reduced as if the surrounded power ring shrinks inwardly. The shared power ring for the adjacent memory cores can also be another aspect for reducing the area.
|
