HARDWARE ENGINE TO DEMOD SIMO, MIMO, AND SDMA SIGNALS
摘要
An apparatus including a configurable demodulation architecture which includes a control module and a demodulation engine. The control module includes a set of one or more control fields. The demodulation engine includes a spatial whitening module, a Minimum Mean Square Estimation (MMSE) module, at least a first Maximal Ratio Combining (MRC) module, and at least one multiplexer. Further, the multiplexer is coupled to the instruction module and controlled based on the control fields to select at least one of the MMSE module or MRC module.
申请公布号
WO2009120911(A1)
申请公布日期
2009.10.01
申请号
WO2009US38470
申请日期
2009.03.26
申请人
QUALCOMM INCORPORATED;CHALLA, RAGHU, N.;SAMPATH, HEMANTH;BARRIAC, GWENDOLYN, D.
发明人
CHALLA, RAGHU, N.;SAMPATH, HEMANTH;BARRIAC, GWENDOLYN, D.