发明名称 |
Information Handling System Including Multiple Compute Element Processor With Primary And Secondary Interconnect Trunks |
摘要 |
A symmetric multi-processing (SMP) processor includes a primary interconnect trunk for communication of information between multiple compute elements situated along the primary interconnect trunk. The processor also includes a secondary interconnected trunk that may be oriented perpendicular with respect to the primary interconnect trunk. The secondary interconnect trunk communicates information off-chip via a number of I/O interfaces at the perimeter of the processor chip. The I/O interfaces may be distributed uniformly along portions of the perimeter.
|
申请公布号 |
US2009248946(A1) |
申请公布日期 |
2009.10.01 |
申请号 |
US20080060670 |
申请日期 |
2008.04.01 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
MARINO CHARLES FRANCIS;HOLLAWAY, JR. JOHN THOMAS;REDDY PRAVEEN S;STARKE WILLIAM JOHN |
分类号 |
G06F13/00 |
主分类号 |
G06F13/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|