| 摘要 |
A phase synchronization circuit comprising: a charging/discharging-circuit to charge/discharge a capacitor in accordance with a drive-signal, charging and/or discharging current-values of the capacitor being settable; an oscillation-circuit to output an oscillation-signal having a frequency corresponding to a charging-voltage; a drive-circuit to output as the drive-signal a first drive-signal for matching charging and discharging periods when a phase-difference and the oscillation-signal is smaller than a predetermined phase-difference and reducing the phase-difference when the phase-difference is greater than the predetermined phase-difference; and a setting-circuit to receive setting-data for setting the charging and/or discharging current-values, hold the setting-data, and set the charging and/or discharging current-values, based on the setting-data, the drive-circuit outputting as the drive-signal a second drive-signal for matching charging and discharging periods, when receiving an adjustment-instruction-signal, the setting-circuit holding the setting-data for rendering at a constant level the charging-voltage of the capacitor charged/discharged in accordance with the second drive-signal.
|
