摘要 |
Formation techniques are utilized to increase the space or distance between floating gates of a memory array of floating gate transistors. In at least some embodiments, floating gates are first formed over the substrate and then portions of the floating gates are removed to increase the spacing between the floating gates. An interlayer dielectric layer is then formed over the substrate and a control gate layer is formed thereover.
|