发明名称 |
SRAM MEMORY CELL BASED ON DOUBLE-GATE TRANSISTORS, PROVIDED WITH MEANS FOR IMPROVING THE WRITE MARGIN |
摘要 |
<p>Random-access memory cell, comprising: two double-gate access transistors (TA3L, TA3R) placed, respectively, between a first bit line (BLL) and a first storage node (L) and between a second bit line (BLR) and a second storage node (R); a word line (WL); a first double-gate charge transistor (TL1L) and a second double-gate charge transistor (TL1R); a first double-gate conduction transistor (TD1L) and a second double-gate conduction transistor (TD1R), the cell comprising: means for applying a given potential Vcell to at least one electrode of each of the charge or conduction transistors; and means for varying said given potential Vcell.</p> |
申请公布号 |
WO2009103687(A1) |
申请公布日期 |
2009.08.27 |
申请号 |
WO2009EP51819 |
申请日期 |
2009.02.16 |
申请人 |
COMMISSARIAT A L'ENERGIE ATOMIQUE;THOMAS, OLIVIER;GIRAUD, BASTIEN |
发明人 |
THOMAS, OLIVIER;GIRAUD, BASTIEN |
分类号 |
G11C11/412;G11C11/419 |
主分类号 |
G11C11/412 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|