发明名称 INTEGRATED CIRCUIT DESIGN SUPPORT APPARATUS, INTEGRATED CIRCUIT DESIGN SUPPORT METHOD, INTEGRATED CIRCUIT DESIGN SUPPORT PROGRAM, AND RECORDING MEDIUM WITH SAID PROGRAM RECORDED THEREIN
摘要 Provided is an integrated circuit design support apparatus capable of estimating the optimal wiring length and wiring congestion at the stage of implementing a logical design of an integrated circuit, thereby preventing the do-over of the logical design or functional design caused by a wiring delay that is discovered at a packaging design stage, and shortening the time required for designing the integrated circuit. The present invention is able to accurately estimate the wiring length between the modules and the wiring congestion in the modules at the stage of implementing the logical design of the integrated circuit, and reflect the logical design result of the integrated circuit in the packaging design of the integrated circuit.
申请公布号 US2009217231(A1) 申请公布日期 2009.08.27
申请号 US20080103958 申请日期 2008.04.16
申请人 BAN HIROMASA 发明人 BAN HIROMASA
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址