摘要 |
Disclosed are methods and devices for temporally compacting test response signatures of failed memory tests in a memory built-in self -test environment, to provide the ability to carry on memory built-in self-test operations even with the detection of multiple time related memory test failures. In some implementations of the invention, the compacted test response signatures are provided to an automated test equipment device along with memory location information. According to various implementations of the invention, an integrated circuit with embedded memory (204) and a memory BIST controller (206) also includes a linear feedback structure (410) for use as a signature register that can temporally compact test response signatures from the embedded memory array during a test step of a memory test. In various implementations the integrated circuit may also include a failing words counter (211), a failing column indicator (213), and/or a failing row indicator (214) to collect memory location information for a failing test response. |
申请人 |
MENTOR GRAPHICS CORPORATION;MUKHERJEE, NILANJAN;POGIEL, ARTUR;RAJSKI, JANUSZ;TYSZER, JERZY |
发明人 |
MUKHERJEE, NILANJAN;POGIEL, ARTUR;RAJSKI, JANUSZ;TYSZER, JERZY |