发明名称 SEMICONDUCTOR DEVICE MANUFACTURING METHOD
摘要 <p>Provided is an SGT manufacturing method by which a structure for reducing resistances of a source, a drain and a gate, and desired gate length, source and drain shapes and diameter of a columnar semiconductor are obtained. The method includes a step of forming the columnar semiconductor layer of a first conductivity type; a step of forming a semiconductor layer of a second conductivity type below the columnar semiconductor layer of the first conductivity type; a step of forming a dummy gate insulating film and a dummy gate electrode at the periphery of the columnar semiconductor layer of the first conductivity type; a step of forming a first insulating film above the gate, on the upper side wall of the columnar semiconductor layer of the first conductivity type, with a gate insulating film therebetween; a step of forming a first insulating film on a side wall of the gate; a step of forming a semiconductor layer of the second conductivity type above the columnar semiconductor layer of the first conductivity type; a step of forming a compound composed of a metal and a semiconductor on the semiconductor layer of the second conductivity type and the gate, which are formed above and below the columnar semiconductor layer of the first conductivity type; and a step of forming a gate insulating film and a metal gate electrode by removing the dummy gate insulating film and the dummy gate electrode.</p>
申请公布号 WO2009102061(A1) 申请公布日期 2009.08.20
申请号 WO2009JP52559 申请日期 2009.02.16
申请人 UNISANTIS ELECTRONICS (JAPAN) LTD.;MASUOKA, FUJIO;KUDO, TOMOHIKO;ARAI, SHINTARO;NAKAMURA, HIROKI 发明人 MASUOKA, FUJIO;KUDO, TOMOHIKO;ARAI, SHINTARO;NAKAMURA, HIROKI
分类号 H01L29/786;H01L29/423;H01L29/49 主分类号 H01L29/786
代理机构 代理人
主权项
地址