发明名称 |
ARRANGEMENT FOR BICUBIC INTERPOLATION |
摘要 |
<p>The invention relates to a hardware structure for improving the efficiency of bicubic interpolation in connection with scaling of digital images in a device, such as a computer or a communication device, especially in a constrained embedded system where metrics such as memory usage, algorithm complexity, and power consumption needs to be closely monitored. The arrangement comprises a first computation unit (2), and a second computation unit (3), being adapted to output squares and cubes of offset values of a bicubic interpolation function. At least one interpolation block (5) is adapted to receive pixel values of a colour channel, and comprises a number of interpolation cores (4), each adapted to compute a reduced interpolation function based on pixel values and squares and cubes of offset values. The proposed architecture is scalable and minimizes computational and area cost.</p> |
申请公布号 |
WO2009098129(A1) |
申请公布日期 |
2009.08.13 |
申请号 |
WO2009EP50828 |
申请日期 |
2009.01.26 |
申请人 |
TELEFONAKTIEBOLAGET L M ERICSSON (PUBL);RODRIGUES, JOACHIM;DE LUCIA, JORGE;OLSSON, MAGNUS |
发明人 |
RODRIGUES, JOACHIM;DE LUCIA, JORGE;OLSSON, MAGNUS |
分类号 |
G06T3/40 |
主分类号 |
G06T3/40 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|