发明名称 |
Semiconductor memory device, control method therefor, and method for determining repair possibility of defective address |
摘要 |
There are provided are a plurality of memory mats, a sub-word driver that accesses a normal memory cell irrespective of whether a row address to which access is requested is a defective address, a sub-word driver that accesses a redundant memory cell belonging to a memory mat different from the normal memory cell indicated by the row address, when the row address is a defective address. According to the present invention, the normal memory cell and a redundant memory cell belong to memory mats different to each other, and thus the normal memory cell can be accessed concurrently with determining operation of the repair determining circuit.
|
申请公布号 |
US2009201753(A1) |
申请公布日期 |
2009.08.13 |
申请号 |
US20090320892 |
申请日期 |
2009.02.06 |
申请人 |
ELPIDA MEMORY, INC. |
发明人 |
RIHO YOSHIRO;SUZUKI JUN;MATSUMOTO YASUHIRO;KUBOUCHI SHUICHI;NODA HIROMASA;KOSHIKAWA YASUJI |
分类号 |
G11C29/00;G11C8/00;G11C17/16 |
主分类号 |
G11C29/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|