WAFER LEVEL CHIP SCALE PACKAGE AND PROCESS OF MANUFACTURE
摘要
<p>Power wafer level chip scale package (CSP) and process of manufacture are enclosed. The power wafer level chip scale package includes all source, gate and drain electrodes located on one side of the device, which is convenient for mounting to a printed circuit board (PCB) with solder paste.</p>
