发明名称 MOS transistor with elevated source and drain structures and method of fabrication thereof
摘要 A transistor and method of formation thereof includes source and drain extension regions in which the diffusion of dopants into the channel region is mitigated or eliminated. This is accomplished, in part, by elevating the source and drain extension regions into the epitaxial layer formed on the underlying substrate. In doing so, the effective channel length is increased, while limiting dopant diffusion into the channel region. In this manner, performance characteristics of the transistor can be accurately determined by controlling the respective geometries (i.e. depths and widths) of the source/drain extension regions, the source/drain regions, the channel width and an optional trench formed in the underlying substrate. In the various embodiments, the source/drain regions and the source/drain extension regions may extend partially, or fully, through the epitaxial layer, or even into the underlying semiconductor substrate.
申请公布号 US7569456(B2) 申请公布日期 2009.08.04
申请号 US20070726229 申请日期 2007.03.21
申请人 发明人
分类号 H01L21/336 主分类号 H01L21/336
代理机构 代理人
主权项
地址