发明名称 Low power flash memory devices
摘要 A buried bipolar junction is provided in a floating gate transistor flash memory device. During a write operation electrons are injected into a surface depletion region of the memory cell transistors. These electrons are accelerated in a vertical electric field and injected over a barrier to a floating gate of the cells.
申请公布号 US7570521(B2) 申请公布日期 2009.08.04
申请号 US20070708294 申请日期 2007.02.20
申请人 MICRON TECHNOLOGY, INC. 发明人 FORBES LEONARD
分类号 G11C16/04 主分类号 G11C16/04
代理机构 代理人
主权项
地址