发明名称 PIXEL CACHE FOR 3D GRAPHICS CIRCUITRY
摘要 Apparatus are provided including device memory, hardware entities, a sub-image cell value cache, and a cache write operator. At least some of the hardware entities perform actions involving access to and use of the device memory. The hardware entities include 3D graphics circuitry to process, for ready display, 3D images from primitive objects. The cache is separate from the device memory, and is provided to hold data, including buffered sub-image cell values. The cache is connected to the 3D graphics circuitry so that pixel processing portions of the 3D graphics circuitry access the buffered sub-image cell values in the cache, in lieu of the pixel processing portions directly accessing the sub-image cell values in the device memory. The write operator writes the buffered sub-image cell values to the device memory under direction of a priority scheme. The priority scheme preserves in the cache border cell values bordering one or more primitive objects.
申请公布号 KR20090080547(A) 申请公布日期 2009.07.24
申请号 KR20097011755 申请日期 2007.11.08
申请人 QUALCOMM INCORPORATED 发明人 TORZEWSKI WILLIAM;YU CHUN;BOURD ALEXEI V.
分类号 G06T17/00;G06T1/00 主分类号 G06T17/00
代理机构 代理人
主权项
地址